Difference between revisions of "MICRO-41"
(Event created) |
Tim Holzheim (talk | contribs) (Added page provenance(#264) and contribution type(#271)) |
||
| (3 intermediate revisions by 2 users not shown) | |||
| Line 15: | Line 15: | ||
| Notification = Aug 5, 2008 | | Notification = Aug 5, 2008 | ||
| Camera ready = | | Camera ready = | ||
| + | |wikicfpId=2838 | ||
| + | |pageCreator=127.0.0.1 | ||
| + | |pageEditor=Triechert | ||
| + | |contributionType=1 | ||
}} | }} | ||
| − | |||
The 41st International Symposium on Microarchitecture is the premier forum for | The 41st International Symposium on Microarchitecture is the premier forum for | ||
presenting, discussing, and debating innovative microarchitecture ideas and techniques for advanced computing and communication systems. This symposium brings together researchers in fields related to microarchitecture, compilers, chips, and systems for technical exchange on traditional microarchitecture topics and emerging research areas. The MICRO community has enjoyed a close interaction between academic researchers and industrial designers and we aim to continue this tradition at MICRO-41. Papers are solicited in fields including (but not limited to) the following: | presenting, discussing, and debating innovative microarchitecture ideas and techniques for advanced computing and communication systems. This symposium brings together researchers in fields related to microarchitecture, compilers, chips, and systems for technical exchange on traditional microarchitecture topics and emerging research areas. The MICRO community has enjoyed a close interaction between academic researchers and industrial designers and we aim to continue this tradition at MICRO-41. Papers are solicited in fields including (but not limited to) the following: | ||
| − | * Architectures and designs for concurrency: superscalar, VLIW, data parallel, | + | * Architectures and designs for concurrency: superscalar, VLIW, data parallel, multithreaded, multicore, transactional, etc. |
| − | + | * Compiler techniques for instruction, thread, and memory-level parallelism | |
| − | * Compiler techniques for instruction, thread, and memory-level parallelism | + | * Architectures and compilers for graphics/gaming, embedded processors, DSPs, ASIPs (network, multimedia, wireless, etc.) |
| − | * Architectures and compilers for graphics/gaming, embedded processors, DSPs, | ||
| − | |||
* Dynamic optimization, emulation, and object code translation | * Dynamic optimization, emulation, and object code translation | ||
* Software/hardware speculation and prediction schemes | * Software/hardware speculation and prediction schemes | ||
| Line 44: | Line 45: | ||
ideas, such as preliminary evaluations that extrapolate the potential. Both classes | ideas, such as preliminary evaluations that extrapolate the potential. Both classes | ||
of papers will be considered equally for inclusion based on overall merit. | of papers will be considered equally for inclusion based on overall merit. | ||
| − | + | ||
| + | This CfP was obtained from [http://www.wikicfp.com/cfp/servlet/event.showcfp?eventid=2838&copyownerid=619 WikiCFP][[Category:Computer architecture]] | ||
Latest revision as of 20:54, 1 April 2022
| MICRO-41 | |
|---|---|
41st Annual IEEE/ACM International Symposium on Microarchitecture
| |
| Dates | Nov 8, 2008 (iCal) - Nov 12, 2008 |
| Homepage: | www.microarch.org/micro41 |
| Location | |
| Location: | Lake Como, Italy |
| Important dates | |
| Abstracts: | May 13, 2008 |
| Submissions: | May 20, 2008 |
| Notification: | Aug 5, 2008 |
| Table of Contents | |
The 41st International Symposium on Microarchitecture is the premier forum for presenting, discussing, and debating innovative microarchitecture ideas and techniques for advanced computing and communication systems. This symposium brings together researchers in fields related to microarchitecture, compilers, chips, and systems for technical exchange on traditional microarchitecture topics and emerging research areas. The MICRO community has enjoyed a close interaction between academic researchers and industrial designers and we aim to continue this tradition at MICRO-41. Papers are solicited in fields including (but not limited to) the following:
- Architectures and designs for concurrency: superscalar, VLIW, data parallel, multithreaded, multicore, transactional, etc.
- Compiler techniques for instruction, thread, and memory-level parallelism
- Architectures and compilers for graphics/gaming, embedded processors, DSPs, ASIPs (network, multimedia, wireless, etc.)
- Dynamic optimization, emulation, and object code translation
- Software/hardware speculation and prediction schemes
- Low and ultra-low power designs, design efficiency optimizations
- Microarchitecture support for reliability, dependability, and security
- Microarchitecture modeling and simulation methodology
- Architectures for new computing paradigms/emerging technologies
- Measurement and analysis of real systems
- Novel memory and storage architectures
- Novel interconnection fabrics, NOCs, optical, etc.
Qualitative papers: In addition to traditional papers, authors are encouraged to submit manuscripts with more forward-looking, bold, and/or unconventional ideas (still within the scope of MICRO). Such qualitative papers will be evaluated more on novelty, creativity, and inherent value propositions, andless on implementation and experimental evaluation. Nevertheless, they should provide some indication as to the potential merits of the proposed ideas, such as preliminary evaluations that extrapolate the potential. Both classes of papers will be considered equally for inclusion based on overall merit.
This CfP was obtained from WikiCFP